## **Amendments to the Claims**

A complete set of the existing claims are set forth below, with the amended claims showing deletions (strike through) and insertions (underline).

- 1. (Original) An apparatus comprising:
  - a memory cell;
  - ground control circuitry coupled to the memory cell to programmably control a voltage at a first ground;
  - first circuitry coupled to the memory cell to provide a first voltage to the memory cell during a first period, the first voltage referenced to the first ground; and
  - second circuitry coupled to the memory cell to provide a second voltage to memory cell during a second period, the second voltage referenced to a second ground different from the first ground.
- (Original) The apparatus of claim 1 wherein the ground control circuitry comprises a plurality of transistors coupled in parallel between the second ground and the first ground.
- (Original) The apparatus of claim 2 wherein the plurality of transistors coupled in parallel comprise MOSFETs.
- 4. (Original) The apparatus of claim 2 wherein the plurality of transistors coupled in parallel comprise binary weighted transistors.
- 5. (Original) The apparatus of claim 1 wherein the first period comprises a period of non-access of the memory cell.

- 4 -

Attorney Docket No.: 110350-135040 Application No.: 10/749,287

IPG No: P15903 (Intel Corporation)

- 6. (Original) The apparatus of claim 1 wherein the second ground comprises a system ground.
- 7. (Original) The apparatus of claim 1 further comprising a regulator circuit coupled to the ground control circuitry.
- 8. (Original) The apparatus of claim 7 wherein the regulator circuit comprises: a comparator coupled to the first circuitry; a reference voltage coupled to the comparator; and a counter coupled to the comparator and the ground control circuitry.
- 9. (Original) The apparatus of claim 8 wherein a voltage divider provides the reference voltage.
- 10.-11. Cancelled, without prejudice.
- 12. (Currently Amended) The An apparatus of claim 11-comprising:

  a memory cell coupled to a supply voltage; and

  a ground control circuitry coupled to the memory cell to programmably control a voltage at a ground, the ground control circuitry including a plurality of MOSFET devices wherein the plurality of MOSFET devices comprise that are binary weighted transistors.
- 13.-25. Cancelled, without prejudice.

IPG No: P15903 (Intel Corporation)